Presentation | 1999/11/27 Implementing Fast Boolean QDI Function Blocks Mart Saarepera, Tomohiro Yoneda, |
---|---|
PDF Download Page | PDF download Page Link |
Abstract(in Japanese) | (See Japanese page) |
Abstract(in English) | For implementing a Boolean function in Self-Timed design, protocols such as Four-Phase signaling scheme should be used so that external circuits can notice the completion of the computation of the Boolean function block. In this work, we focus on a protocal called extended Four-Phase signaling scheme, which can hide the resetting phase of Four-Phase signaling scheme by using two different data representations, and propose a generic design style for the memoryless implementation based on the protocal. We first define a combinational delay-insensitive code and a delay-insensitve function, and show that they are feasible for the memoryless implementation of Self-Timed boolean function blocks. Then, a Four-Rail code which satisfies the required condition is discussed, and a design style based on it using standard CAD library for constructing QDI (Quasi Delay-Insensitive) circuits is shown. |
Keyword(in Japanese) | (See Japanese page) |
Keyword(in English) | Self-timed design / extended Four-Phase signaling / Four-Rail code / Four-Rail function block. |
Paper # | VLD99-85 |
Date of Issue |
Conference Information | |
Committee | VLD |
---|---|
Conference Date | 1999/11/27(1days) |
Place (in Japanese) | (See Japanese page) |
Place (in English) | |
Topics (in Japanese) | (See Japanese page) |
Topics (in English) | |
Chair | |
Vice Chair | |
Secretary | |
Assistant |
Paper Information | |
Registration To | VLSI Design Technologies (VLD) |
---|---|
Language | ENG |
Title (in Japanese) | (See Japanese page) |
Sub Title (in Japanese) | (See Japanese page) |
Title (in English) | Implementing Fast Boolean QDI Function Blocks |
Sub Title (in English) | |
Keyword(1) | Self-timed design |
Keyword(2) | extended Four-Phase signaling |
Keyword(3) | Four-Rail code |
Keyword(4) | Four-Rail function block. |
1st Author's Name | Mart Saarepera |
1st Author's Affiliation | Department of Computer Science Tokyo Institute of Technology() |
2nd Author's Name | Tomohiro Yoneda |
2nd Author's Affiliation | Department of Computer Science Tokyo Institute of Technology |
Date | 1999/11/27 |
Paper # | VLD99-85 |
Volume (vol) | vol.99 |
Number (no) | 475 |
Page | pp.pp.- |
#Pages | 8 |
Date of Issue |