| Presentation | 1999/12/2 A Proposal of Quasi-Parallel Multiplier/Divider for Numbers of Arbitrary Word Length and its Application for RSA Public Key Cryptosystem. Tsugio Nakamura, Tomotake Sato, Nobuyuki Suzukawa, Tsutomu Saitou, Kazuhiro Abe, Hiroshi Kasahara, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | The higher performance, higher precision and more speed-up of the digital system are proceeded due to the improvement of the integrated circuit technology. The indispensable multiplier/divider structure is not exceptional and that decides the performance of the system. We propose a quasi-parallel multiplier and divider architectures where the proposed architectures for numbers of arbitrary word length reduce the increase in the number of pins and gates, without sacrificing the high-speed performance characteristics of the parallel types, by cascading some parallel multipliers and dividers and repeating the single arithmetic operations. This method is evaluated by embedding into the structure of the power residue arithmetic in RSA encryption. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | modified parallel multiplier/divider / chip slice / public key encryption / RSA encryption / expandable function |
| Paper # | CPM99-124 |
| Date of Issue |
| Conference Information | |
| Committee | CPM |
|---|---|
| Conference Date | 1999/12/2(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Component Parts and Materials (CPM) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | A Proposal of Quasi-Parallel Multiplier/Divider for Numbers of Arbitrary Word Length and its Application for RSA Public Key Cryptosystem. |
| Sub Title (in English) | |
| Keyword(1) | modified parallel multiplier/divider |
| Keyword(2) | chip slice |
| Keyword(3) | public key encryption |
| Keyword(4) | RSA encryption |
| Keyword(5) | expandable function |
| 1st Author's Name | Tsugio Nakamura |
| 1st Author's Affiliation | Kokusai Junior College() |
| 2nd Author's Name | Tomotake Sato |
| 2nd Author's Affiliation | Tokyo Denki University |
| 3rd Author's Name | Nobuyuki Suzukawa |
| 3rd Author's Affiliation | Tokyo Denki University |
| 4th Author's Name | Tsutomu Saitou |
| 4th Author's Affiliation | Tokyo Denki University |
| 5th Author's Name | Kazuhiro Abe |
| 5th Author's Affiliation | Tokyo Denki University |
| 6th Author's Name | Hiroshi Kasahara |
| 6th Author's Affiliation | Tokyo Denki University |
| Date | 1999/12/2 |
| Paper # | CPM99-124 |
| Volume (vol) | vol.99 |
| Number (no) | 483 |
| Page | pp.pp.- |
| #Pages | 8 |
| Date of Issue | |