Presentation 1999/12/2
Analysis of Switching Noise on LSI Power Nets by using on-chip Noise Measurement Circuits
Tetsuya Uemura, Tatsuya Saitoh, Katsuya Tanaka, Hiroki Yamashita, Masayoshi Yagyu, Masakazu Yamamoto, Satoru Isomura,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) An on-chip noise measurement circuit was developed, which consists of a level shift circuit and a sampling circuit. An experimental LSI with the circuits was fabricated to evaluate the switching noise on the LSI power nets. The noise waveform of as narrow as 50ps pulse width was observed. The noise distribution on the power nets were also evaluated. In case of the measured LSI, the noise amplitude near the noise source circuits was found to be up to 5 times larger than the others. And it was also found to be 1.5 times larger, depended on the density of the noise sources.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) LSI / Switching Noise Distribution / Noise Measurement Circuit
Paper # CPM99-120
Date of Issue

Conference Information
Committee CPM
Conference Date 1999/12/2(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Component Parts and Materials (CPM)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Analysis of Switching Noise on LSI Power Nets by using on-chip Noise Measurement Circuits
Sub Title (in English)
Keyword(1) LSI
Keyword(2) Switching Noise Distribution
Keyword(3) Noise Measurement Circuit
1st Author's Name Tetsuya Uemura
1st Author's Affiliation Central Research Lab., Hitachi, Ltd.()
2nd Author's Name Tatsuya Saitoh
2nd Author's Affiliation Central Research Lab., Hitachi, Ltd.
3rd Author's Name Katsuya Tanaka
3rd Author's Affiliation Central Research Lab., Hitachi, Ltd.
4th Author's Name Hiroki Yamashita
4th Author's Affiliation Central Research Lab., Hitachi, Ltd.
5th Author's Name Masayoshi Yagyu
5th Author's Affiliation Central Research Lab., Hitachi, Ltd.
6th Author's Name Masakazu Yamamoto
6th Author's Affiliation /
7th Author's Name Satoru Isomura
7th Author's Affiliation
Date 1999/12/2
Paper # CPM99-120
Volume (vol) vol.99
Number (no) 483
Page pp.pp.-
#Pages 7
Date of Issue