Presentation 1999/10/29
Architecture Designs of OC-48c MAPOS Networking Components
Mitsuru MARUYAMA, Tetsuo KAWANO, Tsuyoshi OGURA, Satoru Yagi, Ken'ichiro MURAKAMI, Naohisa TAKAHASHI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) We have been evaluating MAPOS (Multiple Access Protocol over SONET/SDH) as a super-high-speed data communication method. To this end, we have developed and deployed COREswitch and host interface cards throughout our MAPOS experimental network in Tokyo. This paper describes the architectures and performance of the following key technologies, implemented to further increase the transmission bandwidth; (1) MAPOS framer: a combined OC-48c SONET/SDH and HDLC framer LSI chip, (2) MAPOS-compliant OC-48c line interface board for COREswitch using the framer, and (3) a DWDM (Dense Wavelength Division Multiplexing) unit for COREswitch that supports up to 82.4 Gbps channels. OC-48c wire-speed connections are achieved by combination of above technologies and improved arbitration engine within COREswitch.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Internet / Switch / Datalink layer / DWDM / SONET/SDH
Paper # CPSY99-75
Date of Issue

Conference Information
Committee CPSY
Conference Date 1999/10/29(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Computer Systems (CPSY)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Architecture Designs of OC-48c MAPOS Networking Components
Sub Title (in English)
Keyword(1) Internet
Keyword(2) Switch
Keyword(3) Datalink layer
Keyword(4) DWDM
Keyword(5) SONET/SDH
1st Author's Name Mitsuru MARUYAMA
1st Author's Affiliation NTT Network Innovation Laboratories()
2nd Author's Name Tetsuo KAWANO
2nd Author's Affiliation NTT Network Innovation Laboratories
3rd Author's Name Tsuyoshi OGURA
3rd Author's Affiliation NTT Network Innovation Laboratories
4th Author's Name Satoru Yagi
4th Author's Affiliation NTT Network Innovation Laboratories
5th Author's Name Ken'ichiro MURAKAMI
5th Author's Affiliation NTT Network Innovation Laboratories
6th Author's Name Naohisa TAKAHASHI
6th Author's Affiliation NTT Network Innovation Laboratories
Date 1999/10/29
Paper # CPSY99-75
Volume (vol) vol.99
Number (no) 409
Page pp.pp.-
#Pages 8
Date of Issue