| Presentation | 2002/7/12 A Digital Signature Scheme that can Verify Signing Hardware Masashi UNE, Tsutomu MATSUMOTO, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | In order to use digital signature securely, it is important to consider countermeasures against the compromise of a signing key. This paper discusses a digital signature scheme that can verify signing hardware even though the signing key was compromised. To verify hardware that carried out a computational process, Matsumoto and Tanaka[12] proposed a method that is based on a clone resistant module. In this paper, we apply the method of Matsumoto and Tanaka[12] to a digital signature scheme and consider its security requirements. Next, we compare the signature scheme that employs the method of Matsumoto and Tanaka[12] with the hysteresis signature[9, 10] and the forward-secure digital signature scheme[1, 2, 4, 5] from viewpoints of their effects and environments. We also show a protocol of the digital signature scheme that fulfills the security requirements. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | clone resistant module / compromise of a signing key / digital signature / hardware |
| Paper # | ISEC2002-48 |
| Date of Issue |
| Conference Information | |
| Committee | ISEC |
|---|---|
| Conference Date | 2002/7/12(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Information Security (ISEC) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | A Digital Signature Scheme that can Verify Signing Hardware |
| Sub Title (in English) | |
| Keyword(1) | clone resistant module |
| Keyword(2) | compromise of a signing key |
| Keyword(3) | digital signature |
| Keyword(4) | hardware |
| 1st Author's Name | Masashi UNE |
| 1st Author's Affiliation | Graduate School of Engineering, Yokohama National University:Institute for Monetary and Economic Studies, Bank of Japan() |
| 2nd Author's Name | Tsutomu MATSUMOTO |
| 2nd Author's Affiliation | Graduate School of Engineering, Yokohama National University:Graduate School of Environment and Information Sciences, Yokohama National University |
| Date | 2002/7/12 |
| Paper # | ISEC2002-48 |
| Volume (vol) | vol.102 |
| Number (no) | 212 |
| Page | pp.pp.- |
| #Pages | 8 |
| Date of Issue | |