Presentation 2005-08-18
Trump Card for SOCs in the Sub-50-nm Era : Techniques where SOI conquers Bulk!
Tadayosi Enomoto, Takakuni Douseki, Makoto Yoshimi, Jiro Ida, Takashi Ipposhi, Kazuhiko Miki, Masanao Yamaoka, Kazutani Arimoto,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) SOI-based products such as servers, game consoles, and radio-controlled watches are now commercially available. SOI is also a candidate for scaled-down devices below 50nm and is classified into "nonclassical CMOS" as emerging technology in the ITRS roadmap. This panel will discuss SOI from the viewpoints of business and technology. First, we will clarify the advantages of SOI, suitable applications, and the business conditions that will make it possible to conquer "Death Valley". Second, we will identify design problems for SOCs in the sub-50-nm era and discuss various SOI technologies that will solve these problems. The technologies will be categorized into "Replacement of bulk device" or "Only SOI". Then, we will discuss whether SOI will become mainstream in the future SOCs.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) SOI / Scaled-down / CMOS / Death Valley
Paper # SDM2005-142,ICD2005-81
Date of Issue

Conference Information
Committee SDM
Conference Date 2005/8/11(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Silicon Device and Materials (SDM)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Trump Card for SOCs in the Sub-50-nm Era : Techniques where SOI conquers Bulk!
Sub Title (in English)
Keyword(1) SOI
Keyword(2) Scaled-down
Keyword(3) CMOS
Keyword(4) Death Valley
1st Author's Name Tadayosi Enomoto
1st Author's Affiliation Faculty of Science & Eng. Chuo Univ.()
2nd Author's Name Takakuni Douseki
2nd Author's Affiliation NTT Microsystem Integration Labs.
3rd Author's Name Makoto Yoshimi
3rd Author's Affiliation SOITEC Asia
4th Author's Name Jiro Ida
4th Author's Affiliation / Renesas
5th Author's Name Takashi Ipposhi
5th Author's Affiliation Toshiba
6th Author's Name Kazuhiko Miki
6th Author's Affiliation Hitachi
7th Author's Name Masanao Yamaoka
7th Author's Affiliation Renesas
8th Author's Name Kazutani Arimoto
8th Author's Affiliation
Date 2005-08-18
Paper # SDM2005-142,ICD2005-81
Volume (vol) vol.105
Number (no) 232
Page pp.pp.-
#Pages 4
Date of Issue