Presentation 2005/3/21
Single-Electron Synapse Depression and its Noise Performance
Takahide OYA, Tetsuya ASAI, Ryo KAGAYA, Tetsuya HIROSE, Yoshihito AMEMIYA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Recently, Kanazawa et al. demonstrated synchrony detection with MOS depressing synapse circuits [1], [2]. They found that performance of a network with depressing synapses that discriminates burst and random input spikes increases monotonically as the static device mismatch is increased [2]. In this paper, aiming at the development of noise-tolerant single-electron circuits, we design a single-electron depressing synapse and construct the same network as in [2]. We explore the noise performance and design possible architecture that enables the single electron circuits to operate at T>0K.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) single-electron circuit / depressing synapse / thermal-noise tolerance / neuronal synchrony detection
Paper # NC2004-139
Date of Issue

Conference Information
Committee NC
Conference Date 2005/3/21(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Neurocomputing (NC)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Single-Electron Synapse Depression and its Noise Performance
Sub Title (in English)
Keyword(1) single-electron circuit
Keyword(2) depressing synapse
Keyword(3) thermal-noise tolerance
Keyword(4) neuronal synchrony detection
1st Author's Name Takahide OYA
1st Author's Affiliation Graduate School of Information Science and Technology, Hokkaido University()
2nd Author's Name Tetsuya ASAI
2nd Author's Affiliation Graduate School of Information Science and Technology, Hokkaido University
3rd Author's Name Ryo KAGAYA
3rd Author's Affiliation Graduate School of Information Science and Technology, Hokkaido University
4th Author's Name Tetsuya HIROSE
4th Author's Affiliation Graduate School of Information Science and Technology, Hokkaido University
5th Author's Name Yoshihito AMEMIYA
5th Author's Affiliation Graduate School of Information Science and Technology, Hokkaido University
Date 2005/3/21
Paper # NC2004-139
Volume (vol) vol.104
Number (no) 758
Page pp.pp.-
#Pages 6
Date of Issue