Presentation 2005-03-17
A Decoding Algorithm Lowering Error Floors of LDPC Codes
Tomoyuki ICHIKAWA, Kenta KASAI, Kohichi SAKANIWA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Belief Propagation decoding for Low-Density Parity-Check (LDPC) codes approximates bit-wise Maximum A posteriori Probability (MAP) decoding. LDPC codes with carefully designed degree distribution tend to have error floors in which error rate decrease slowly as SNR increases. The aim of this report is to lower error floors of LDPC codes. In error floor region, the number of error bits in decoding result blocks is small and some paticular error pertterns are frequently observed. We investigate these small errors and cycles associated with frequent error bits and present a decoding algorithm lowering error floors of LDPC codes.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Belief Propagation / MAP decoding / Low-Density Parity-Check codes / error floors
Paper # IT2004-62,ISEC2004-118,WBS2004-177
Date of Issue

Conference Information
Committee ISEC
Conference Date 2005/3/10(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Information Security (ISEC)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Decoding Algorithm Lowering Error Floors of LDPC Codes
Sub Title (in English)
Keyword(1) Belief Propagation
Keyword(2) MAP decoding
Keyword(3) Low-Density Parity-Check codes
Keyword(4) error floors
1st Author's Name Tomoyuki ICHIKAWA
1st Author's Affiliation Dept. of Communications and Integrated Systems, Tokyo Institute of Techonology()
2nd Author's Name Kenta KASAI
2nd Author's Affiliation Dept. of Communications and Integrated Systems, Tokyo Institute of Techonology
3rd Author's Name Kohichi SAKANIWA
3rd Author's Affiliation Dept. of Communications and Integrated Systems, Tokyo Institute of Techonology
Date 2005-03-17
Paper # IT2004-62,ISEC2004-118,WBS2004-177
Volume (vol) vol.104
Number (no) 731
Page pp.pp.-
#Pages 4
Date of Issue