Presentation 2005/3/4
Network processor design for dynamic packet flows and its experimental evaluations
Soichiro HOSODA, Yuichiro MIYAOKA, Nozomu TOGAWA, Masao YANAGISAWA, Tatsuo OHTSUKI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) This paper proposes a network processor which configures its behaviors adaptively based on dynamic communication data-flows. The network processor consists of an input processing unit, an encryption unit, an output processing unit, and a Dynamic-Micro Packet Processor (D-MPP). The D-MPP dynamicaly detects bottleneck process based on command queues and cycle counts for each processing. By assigning D-MPP to bottleneck processing, the throughput of the whole network processor can be improved. In this paper, the effective of the D-MPP is shown through implementations and evaluations.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Network Processor / Cycle Count / Dynamic-Micro Packet Processor
Paper # VLD2004-150,ICD2004-246
Date of Issue

Conference Information
Committee VLD
Conference Date 2005/3/4(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To VLSI Design Technologies (VLD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Network processor design for dynamic packet flows and its experimental evaluations
Sub Title (in English)
Keyword(1) Network Processor
Keyword(2) Cycle Count
Keyword(3) Dynamic-Micro Packet Processor
1st Author's Name Soichiro HOSODA
1st Author's Affiliation Dept. of Computer Science, Waseda University()
2nd Author's Name Yuichiro MIYAOKA
2nd Author's Affiliation Dept. of Computer Science, Waseda University
3rd Author's Name Nozomu TOGAWA
3rd Author's Affiliation Dept. of Information and Media Sciences, The University of Kitakyushu:Advanced Research Institute for Science and Engineering, Waseda University
4th Author's Name Masao YANAGISAWA
4th Author's Affiliation Dept. of Computer Science, Waseda University
5th Author's Name Tatsuo OHTSUKI
5th Author's Affiliation Dept. of Computer Science, Waseda University
Date 2005/3/4
Paper # VLD2004-150,ICD2004-246
Volume (vol) vol.104
Number (no) 709
Page pp.pp.-
#Pages 6
Date of Issue