Presentation 2005-05-26
An H.264/MPEG-4 Audio/Visual Codec LSI with Module-Wise Dynamic Voltage/Frequency Scaling
Yoshiyuki Kitasho, Toshihide Fujiyoshi, Shinichiro Shiratake, Tsuyoshi Nishikawa, Mototsugu Hamada, Hiroyuki Hara, Tetsuya Fujita, Fumitoshi Hatori, Takayoshi Shimazawa, Masami Murakata, Fumihiro Minami, Naoyuki Kawabe, Takeshi Kitahara, Masafumi Takahashi, Yukihito Oowaki,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) A single-chip H.264/MPEG-4 audiovisual LSI with a module-wise dynamic voltage/frequency scaling architecture is fabricated in a 90nm 6-metal CMOS technology. The voltage/frequency scaling is realized by a dynamic deskewing system and an on-chip voltage regulator with slew rate control. The power it consumes when decoding QVGA (320×240) H.264 baseline profile level 1.2 video streams at 15 frames/s and MPEG-4 AACLC is 63mW.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) MPEG-4 / H.264 / Voltage/Frequency Scaling / Low Power
Paper # ICD2005-22
Date of Issue

Conference Information
Committee ICD
Conference Date 2005/5/19(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Integrated Circuits and Devices (ICD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) An H.264/MPEG-4 Audio/Visual Codec LSI with Module-Wise Dynamic Voltage/Frequency Scaling
Sub Title (in English)
Keyword(1) MPEG-4
Keyword(2) H.264
Keyword(3) Voltage/Frequency Scaling
Keyword(4) Low Power
1st Author's Name Yoshiyuki Kitasho
1st Author's Affiliation TOSHIBA CORPORATION Semiconductor Company()
2nd Author's Name Toshihide Fujiyoshi
2nd Author's Affiliation TOSHIBA CORPORATION Semiconductor Company
3rd Author's Name Shinichiro Shiratake
3rd Author's Affiliation TOSHIBA CORPORATION Semiconductor Company
4th Author's Name Tsuyoshi Nishikawa
4th Author's Affiliation TOSHIBA CORPORATION Semiconductor Company
5th Author's Name Mototsugu Hamada
5th Author's Affiliation TOSHIBA CORPORATION Semiconductor Company
6th Author's Name Hiroyuki Hara
6th Author's Affiliation TOSHIBA CORPORATION Semiconductor Company
7th Author's Name Tetsuya Fujita
7th Author's Affiliation TOSHIBA CORPORATION Semiconductor Company
8th Author's Name Fumitoshi Hatori
8th Author's Affiliation TOSHIBA CORPORATION Semiconductor Company
9th Author's Name Takayoshi Shimazawa
9th Author's Affiliation TOSHIBA CORPORATION Semiconductor Company
10th Author's Name Masami Murakata
10th Author's Affiliation TOSHIBA CORPORATION Semiconductor Company
11th Author's Name Fumihiro Minami
11th Author's Affiliation TOSHIBA CORPORATION Semiconductor Company
12th Author's Name Naoyuki Kawabe
12th Author's Affiliation TOSHIBA CORPORATION Semiconductor Company
13th Author's Name Takeshi Kitahara
13th Author's Affiliation TOSHIBA CORPORATION Semiconductor Company
14th Author's Name Masafumi Takahashi
14th Author's Affiliation TOSHIBA CORPORATION Semiconductor Company
15th Author's Name Yukihito Oowaki
15th Author's Affiliation TOSHIBA CORPORATION Semiconductor Company
Date 2005-05-26
Paper # ICD2005-22
Volume (vol) vol.105
Number (no) 95
Page pp.pp.-
#Pages 6
Date of Issue