| Presentation | 2005-04-14 Low-Power Embedded SRAM Modules with Expanded Margins for Writing Masanao YAMAOKA, Noriaki MAEDA, Yoshihiro SHINOZAKI, Yasuhisa SHIMAZAKI, Kei KATO, Shigeru SHIMADA, Kazumasa YANAGISAWA, Takayuki KAWAHARA, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | The power consumption of a low-power SoC has a battery life of mobile appliances. The general SoCs have large on-chip SRAMs, which consume a large proportion of whole LSI power. For realizing a low-power SoC, we have developed embedded SRAM modules, which use writing margin expanding technique, process variation adaptive writing replica circuit and reducing leakage current technique. These low-power techniques enable the SRAM modules to achieve low active and low standby power consumption. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Low-Power SRAM / Low-Power SoC / Write margin / Low-leakage Word-Line Driver / Replica circuit |
| Paper # | ICD2005-2 |
| Date of Issue |
| Conference Information | |
| Committee | ICD |
|---|---|
| Conference Date | 2005/4/7(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Integrated Circuits and Devices (ICD) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Low-Power Embedded SRAM Modules with Expanded Margins for Writing |
| Sub Title (in English) | |
| Keyword(1) | Low-Power SRAM |
| Keyword(2) | Low-Power SoC |
| Keyword(3) | Write margin |
| Keyword(4) | Low-leakage Word-Line Driver |
| Keyword(5) | Replica circuit |
| 1st Author's Name | Masanao YAMAOKA |
| 1st Author's Affiliation | Hitachi, Ltd., Central Research Laboratory() |
| 2nd Author's Name | Noriaki MAEDA |
| 2nd Author's Affiliation | Renesas Technology Corp. |
| 3rd Author's Name | Yoshihiro SHINOZAKI |
| 3rd Author's Affiliation | Hitachi ULSI Systems Co., Ltd. |
| 4th Author's Name | Yasuhisa SHIMAZAKI |
| 4th Author's Affiliation | Renesas Technology Corp. |
| 5th Author's Name | Kei KATO |
| 5th Author's Affiliation | Renesas Technology Corp. |
| 6th Author's Name | Shigeru SHIMADA |
| 6th Author's Affiliation | Renesas Technology Corp. |
| 7th Author's Name | Kazumasa YANAGISAWA |
| 7th Author's Affiliation | Renesas Technology Corp. |
| 8th Author's Name | Takayuki KAWAHARA |
| 8th Author's Affiliation | Hitachi, Ltd., Central Research Laboratory |
| Date | 2005-04-14 |
| Paper # | ICD2005-2 |
| Volume (vol) | vol.105 |
| Number (no) | 1 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |