Presentation 2005/3/11
Design and implementation of the synchronous mechanism among threads on Responsive Multithreaded Processor
Nobuyuki MURANAKA, Tsutomu ITOU, Seiichi ARAI, Nobuyuki YAMASAKI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) In Responsive Multithreaded Processor developed for a real-time control primitive to take the synchronization among threads has mounted by using the pair of the LL instruction and SC instruction. However, when the spin lock is used, the resource is wasted and there is a problem in which the deadlock is absorbed when priority is inheritanced. Then, in this papar we design and implement the mechanism to which support the synchronization among threads with hardware. It was confiemed that the waste of the resource is able to be lost as and the priority is able to controled best with hardware as a result of the evaluation.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Responsive Multithreaded Processor / synchronization mechanism / priority / multithread
Paper # CPSY2004-110
Date of Issue

Conference Information
Committee CPSY
Conference Date 2005/3/11(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Computer Systems (CPSY)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Design and implementation of the synchronous mechanism among threads on Responsive Multithreaded Processor
Sub Title (in English)
Keyword(1) Responsive Multithreaded Processor
Keyword(2) synchronization mechanism
Keyword(3) priority
Keyword(4) multithread
1st Author's Name Nobuyuki MURANAKA
1st Author's Affiliation Department of Information and Computer Science, Faculty of Science and Technology, Keio University()
2nd Author's Name Tsutomu ITOU
2nd Author's Affiliation Department of Computer Science, Graduate School of Science and Technology, Keio University
3rd Author's Name Seiichi ARAI
3rd Author's Affiliation Department of Computer Science, Graduate School of Science and Technology, Keio University
4th Author's Name Nobuyuki YAMASAKI
4th Author's Affiliation Department of Computer Science, Graduate School of Science and Technology, Keio University
Date 2005/3/11
Paper # CPSY2004-110
Volume (vol) vol.104
Number (no) 738
Page pp.pp.-
#Pages 6
Date of Issue