Presentation 2004/11/25
Evaluation of Object-Recognition Processing with a Reconfigurable System
Hiroshi KADOTA, Akiyoshi WAKATANI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) The performance evaluation of the processing for object recognition in motion pictures by using a proposed parallel architecture has been studied. The architecture consists of reconfigurable arithmetic-uhit arrays and parallel data-supply subsystems. In this paper, the implementation of the template-matching operation, which is one of the most heavy-load procedures in object-recognition processing, is described and its performance is discussed. First, one pre-processing and two types of match-evaluation functions are examined, then, their implementations onto the parallel architecture are studied from the view points of arithmetic operations and operand data supply. Absolute values of the difference or products between two variables are necessary for the match evaluation, and it is shown that each of them can be realized efficiently with the reconfigurable arithmetic-unit array. Massive data supply is available by a dedicated parallel computing scheme. The possibility and needed performance for the real-time operations of object recognition in motion pictures are also discussed.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Object Recognition / Template Matching / Reconfigurable System / Non-blocking Connection Network
Paper # CPSY2004-49
Date of Issue

Conference Information
Committee CPSY
Conference Date 2004/11/25(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Computer Systems (CPSY)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Evaluation of Object-Recognition Processing with a Reconfigurable System
Sub Title (in English)
Keyword(1) Object Recognition
Keyword(2) Template Matching
Keyword(3) Reconfigurable System
Keyword(4) Non-blocking Connection Network
1st Author's Name Hiroshi KADOTA
1st Author's Affiliation Faculty of Design, Kyushu University()
2nd Author's Name Akiyoshi WAKATANI
2nd Author's Affiliation Faculty of Science and Engineering, Konan University
Date 2004/11/25
Paper # CPSY2004-49
Volume (vol) vol.104
Number (no) 476
Page pp.pp.-
#Pages 6
Date of Issue