| Presentation | 2004/11/25 A delay reduction technique by applying the Small World Network to RLD Routing Structure Shinya ABE, Masahiro IIDA, Toshinori SUEYOSHI, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | We have .proposed a new routing structure adopting the Small-World Network. The purpose is to reduce wire delay. The Small-World Network pulls people in the field of the computer science recently. This proposal routing structure has a few irregular wire that is named Small-World line with a regular structure. And so, we expect delay reduction effects. Our evaluation was method to count the number of the switches to pass from some node to all the nodes until now. However, we can't accurately evaluate our structure by this method. In this paper, we improve a VPR which was developed in Toronto university to correspond to the Small-World Network. Then we evaluate our routing structure, using the imroved VPR. As a result of this evaluation, we succeeded in the reduction of a maximum of about 10 percent of critical path delay. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Reconfigurable Logic Device / Routing Architecture / Wire delay / Small-World Network |
| Paper # | CPSY2004-35 |
| Date of Issue |
| Conference Information | |
| Committee | CPSY |
|---|---|
| Conference Date | 2004/11/25(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Computer Systems (CPSY) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | A delay reduction technique by applying the Small World Network to RLD Routing Structure |
| Sub Title (in English) | |
| Keyword(1) | Reconfigurable Logic Device |
| Keyword(2) | Routing Architecture |
| Keyword(3) | Wire delay |
| Keyword(4) | Small-World Network |
| 1st Author's Name | Shinya ABE |
| 1st Author's Affiliation | Department of Mathematics and Computer Science, Graduate School of Science and Technology() |
| 2nd Author's Name | Masahiro IIDA |
| 2nd Author's Affiliation | The faculty of engineering, Kumamoto University:PRESTO,Japan Science and Technology Agency |
| 3rd Author's Name | Toshinori SUEYOSHI |
| 3rd Author's Affiliation | The faculty of engineering, Kumamoto University |
| Date | 2004/11/25 |
| Paper # | CPSY2004-35 |
| Volume (vol) | vol.104 |
| Number (no) | 476 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |