Presentation 2005/6/10
Implementation of Fast and Compact CRC-32 Circuit for 10 Gigabit Ethernet
Toshihiro Katashita, Kazumi Sakamaki, Takeshi Inui, Mitsugu Nagoya, Yasunori Terashima, Kenji Toda,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) The CRC-32, cycle redundancy check, is used as FCS (Frame Check Sequence) in the network frame. When the CRC-32 calculates in parallel, the CRC-32 circuit must deals with a tail data that contains any byte length. In previous research, when the number of calculation byte is 2^n, 2^n modules are needed in previous circuit composition. We propose a CRC-32 circuit that needs (n+1) modules. And we developed an eight bytes parallel CRC-32 circuit for 10 gigabit ethernet with our composition. The circuit was implemented onto Xilinx xc2vp-7-6 and its throughput was 10 Gbps at 156.25MHz.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) FCS / CRC-32 / 10 Gigabit Ethernet
Paper # DC2005-10
Date of Issue

Conference Information
Committee DC
Conference Date 2005/6/10(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Dependable Computing (DC)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Implementation of Fast and Compact CRC-32 Circuit for 10 Gigabit Ethernet
Sub Title (in English)
Keyword(1) FCS
Keyword(2) CRC-32
Keyword(3) 10 Gigabit Ethernet
1st Author's Name Toshihiro Katashita
1st Author's Affiliation National Institute of Advanced Industrial Science and Technology Tsukuba Central 2()
2nd Author's Name Kazumi Sakamaki
2nd Author's Affiliation Tokyo Metropolitan Industrial Technology Research Institute
3rd Author's Name Takeshi Inui
3rd Author's Affiliation Tokyo Metropolitan Industrial Technology Research Institute
4th Author's Name Mitsugu Nagoya
4th Author's Affiliation DUAXES Corporation
5th Author's Name Yasunori Terashima
5th Author's Affiliation BITS Corporation
6th Author's Name Kenji Toda
6th Author's Affiliation National Institute of Advanced Industrial Science and Technology Tsukuba Central 2
Date 2005/6/10
Paper # DC2005-10
Volume (vol) vol.105
Number (no) 123
Page pp.pp.-
#Pages 5
Date of Issue