| Presentation | 2005-05-25 Router Algorithms for Multiprocessor-based Internet Routers Takashi SHIMIZU, Kazuaki OBANA, Atsushi TAKAHARA, Kimio OGUCHI, |
|---|---|
| PDF Download Page |  PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | This paper studies router algorithms in the context of executing them on multiprocessor systems, which are becoming increasingly common in modern high-speed Internet routers. By modelling the unique environment that is provided by such multiprocessor systems, we identify a couple of design issues for the successful parallel execution of router algorithms, especially by exploring flow-level parallelism. The successful execution depends on the level of concurrency in algorithms, and concurrency is restricted by access contention for shared data resources. We show how flow-level parallelization can reduce access contention, and how we can design multiprocessor-oriented router algorithms. As an example, we describe the MXQ algorithm, an flow-based AQM algorithm, that is efficiently realized on a multiprocessor system. The real implementation on a real high-speed multiprocessor-based router, and the results of the experiments in a laboratory testbed show that the algorithm can scale well up to tens of thousands of flows at the line rate of 10 Gb/s. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Packet Processor / Parallel MXQ / Active Queue Management |
| Paper # | IA2005-1 |
| Date of Issue |
| Conference Information | |
| Committee | IA |
|---|---|
| Conference Date | 2005/5/18(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Internet Architecture(IA) |
|---|---|
| Language | ENG |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Router Algorithms for Multiprocessor-based Internet Routers |
| Sub Title (in English) | |
| Keyword(1) | Packet Processor |
| Keyword(2) | Parallel MXQ |
| Keyword(3) | Active Queue Management |
| 1st Author's Name | Takashi SHIMIZU |
| 1st Author's Affiliation | NTT Network Innovattion Laboratories() |
| 2nd Author's Name | Kazuaki OBANA |
| 2nd Author's Affiliation | NTT Network Innovattion Laboratories |
| 3rd Author's Name | Atsushi TAKAHARA |
| 3rd Author's Affiliation | NTT BizLink Corporation |
| 4th Author's Name | Kimio OGUCHI |
| 4th Author's Affiliation | Seikei University |
| Date | 2005-05-25 |
| Paper # | IA2005-1 |
| Volume (vol) | vol.105 |
| Number (no) | 79 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |