Presentation 2001/3/2
The Improvement of Rectilinear Block Packing using Sequence-Pair
Ken MACHIDA, Kunihiro FUJIYOSHI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Sequence-pair, which is a representation method of rectangular block packing, is extended to represent a rectilinear polygonal block packing. Consequently, it includes some infeasible sequence-pairs. which do not correspond to any packing. The infeasible sequence-pairs thus make the search for the best packing difficult and also require a long time for it. This paper proposes following three methods: (1) making each vertex of constraint graphs to correspond to not a rectangle but a block so as to reduce the time taken for obtaining the packing based on a sequence-pair; (2) generating an adjacent sequence-pair without producing a certain infeasible one: (3) and determining infeasible sequence-pairs independent on the size of the block within O(n log n) time. Experiments show the effectiveness of these proposed methods implemented by Simulated Annealing.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) sequence-pair / area minimization / packing / rectilinear block
Paper # VLD2000-134,ICD2000-210
Date of Issue

Conference Information
Committee VLD
Conference Date 2001/3/2(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To VLSI Design Technologies (VLD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) The Improvement of Rectilinear Block Packing using Sequence-Pair
Sub Title (in English)
Keyword(1) sequence-pair
Keyword(2) area minimization
Keyword(3) packing
Keyword(4) rectilinear block
1st Author's Name Ken MACHIDA
1st Author's Affiliation Department of Electrical and Electronic Engineering, Tokyo University of Agriculture & Technology()
2nd Author's Name Kunihiro FUJIYOSHI
2nd Author's Affiliation Department of Electrical and Electronic Engineering, Tokyo University of Agriculture & Technology
Date 2001/3/2
Paper # VLD2000-134,ICD2000-210
Volume (vol) vol.100
Number (no) 646
Page pp.pp.-
#Pages 6
Date of Issue