Presentation	2001/1/5 Super-cell Design Based on Statically Substrate-biased Domino CMOS Circuit I : Cell Layout Architecture with Continuously Variable Transistor Width Toshiro AKINO, Yoshinobu SAKAI, Hironori TAKAHASHI,
PDF Download Page	PDF download Page Link
Abstract(in Japanese)	(See Japanese page)
Abstract(in English)	Using another static substrate-bias[V_ '(>V_ ), V_'()]in addition to common power supply[V_ V_], we proposed a circuit scheme making the most of pull-up/pull-down transistors with high threshold voltages(V_', V'), which are biased by [V_ V_]. Here, the source terminals of these transistors were only connected to the base of[V_ V_]. We reduced the area and delay time of domino CMOS circuit by not using the PMOS transistor with low V_ biased by V_ on n-well[1, 2]. In this paper, being based on this circuit, we propose the super-cell layout architecture with continuously variable transistor width. We study the circuit performance of area, delay time and power consumption for the inverter and AOI24, compared to their static CMOS circuits, by using a circuit simulator based on the BSIM3v3 model of 0.35μm CMOS process.
Keyword(in Japanese)	(See Japanese page)
Keyword(in English)	substrate-bias / threshold voltage / domino CMOS circuit / super-cell
Paper #	VLD2000-122,CPSY2000-77
Date of Issue

Conference Information
Committee	VLD
Conference Date	2001/1/5(1days)
Place (in Japanese)	(See Japanese page)
Place (in English)
Topics (in Japanese)	(See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To	VLSI Design Technologies (VLD)
Language	JPN
Title (in Japanese)	(See Japanese page)
Sub Title (in Japanese)	(See Japanese page)
Title (in English)	Super-cell Design Based on Statically Substrate-biased Domino CMOS Circuit I : Cell Layout Architecture with Continuously Variable Transistor Width
Sub Title (in English)
Keyword(1)	substrate-bias
Keyword(2)	threshold voltage
Keyword(3)	domino CMOS circuit
Keyword(4)	super-cell
1st Author's Name	Toshiro AKINO
1st Author's Affiliation	Department of Electronic System and Information Engineering, School of Biology-Oriented Science and Technology, Kinki University()
2nd Author's Name	Yoshinobu SAKAI
2nd Author's Affiliation	Department of Electronic System and Information Engineering, School of Biology-Oriented Science and Technology, Kinki University
3rd Author's Name	Hironori TAKAHASHI
3rd Author's Affiliation	Department of Electronic System and Information Engineering, School of Biology-Oriented Science and Technology, Kinki University
Date	2001/1/5
Paper #	VLD2000-122,CPSY2000-77
Volume (vol)	vol.100
Number (no)	532
Page	pp.pp.-
#Pages	8
Date of Issue