| Presentation | 2000/11/23 A New Differential High Speed CMOS Logic circuit Technology ASDL Kenichi IKEMI, Kazuo TAKI, Kiyoshi KITAMURA, Toshiro OGATA, Mikio YAGI, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | A new CMOS logic circuit technology ASDL(Asymmetric Slope Differential Logic)is proposed, which targeting two-fold speed up of conventional CMOS, ASDL handles differential signal inputs and outputs, and has a special feature of asymmetric signal transition delay of fast signal rising and slow falling, which enables very high speed signal rising propagation. ASDDL(Asymmetric Slope Differential Dynamic Logic)is a variant of ASDL and has a unique feature of"clockless dynamic logic"for higher speed operation. A 16-bit multiplier has been designed in ASDDL for 1.8μm process and 1.8V operation. Operation time were measured in circuit simulations. An ASDDL full adder shows 55% signal delay of that of CMOS full adder. Operation time of the ASDDL 16-bit multiplier is 2.15nS, which is 66% of that of CMOS multiplier. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | ASDL / ASDDL / ASD-CMOS / Differential Logic / Dynamic Logic / High Speed |
| Paper # | VLD2000-75,ICD2000-132,FTS2000-40 |
| Date of Issue |
| Conference Information | |
| Committee | VLD |
|---|---|
| Conference Date | 2000/11/23(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | VLSI Design Technologies (VLD) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | A New Differential High Speed CMOS Logic circuit Technology ASDL |
| Sub Title (in English) | |
| Keyword(1) | ASDL |
| Keyword(2) | ASDDL |
| Keyword(3) | ASD-CMOS |
| Keyword(4) | Differential Logic |
| Keyword(5) | Dynamic Logic |
| Keyword(6) | High Speed |
| 1st Author's Name | Kenichi IKEMI |
| 1st Author's Affiliation | Graduate School of Science and Technology, Kobe University() |
| 2nd Author's Name | Kazuo TAKI |
| 2nd Author's Affiliation | Department of Computer and Systems Engineering, Kobe University |
| 3rd Author's Name | Kiyoshi KITAMURA |
| 3rd Author's Affiliation | AIL Co., Ltd. |
| 4th Author's Name | Toshiro OGATA |
| 4th Author's Affiliation | Graduate School of Science and Technology, Kobe University |
| 5th Author's Name | Mikio YAGI |
| 5th Author's Affiliation | Graduate School of Science and Technology, Kobe University |
| Date | 2000/11/23 |
| Paper # | VLD2000-75,ICD2000-132,FTS2000-40 |
| Volume (vol) | vol.100 |
| Number (no) | 473 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |