Presentation 1998/10/22
An Extraction of Substrate Model
Tomohisa Kimura, Makiko Okumura,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) We proposed an extraction method of substrate model. This paper shows the isolation effects of various device structures using this extraction tool. And this paper reports about comparison examination between the measured data of test chip and the simulated result.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Substrate Coupling / Circuit Simulation / Isolation / Layout CAD / Extraction
Paper # VLD98-83,ED98-108,SDM98-144,ICD98-214
Date of Issue

Conference Information
Committee VLD
Conference Date 1998/10/22(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To VLSI Design Technologies (VLD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) An Extraction of Substrate Model
Sub Title (in English)
Keyword(1) Substrate Coupling
Keyword(2) Circuit Simulation
Keyword(3) Isolation
Keyword(4) Layout CAD
Keyword(5) Extraction
1st Author's Name Tomohisa Kimura
1st Author's Affiliation Toshiba R&D Center()
2nd Author's Name Makiko Okumura
2nd Author's Affiliation Toshiba R&D Center
Date 1998/10/22
Paper # VLD98-83,ED98-108,SDM98-144,ICD98-214
Volume (vol) vol.98
Number (no) 345
Page pp.pp.-
#Pages 7
Date of Issue