Presentation 1998/9/22
Mega-gate ASIC implement design
Chiaki KOGA, Hideki SAKAMOTO, Masayuki TSUDA, Akira OHAMA, Noritoshi YAMAKAWA, Makoto UCHIBA, Masataka OHSATO,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) This paper describes the effective design method for Mega-gate ASIC. Logic-design-time is shortened by using a HDL, however it becomes increasingly more difficult to fix the logic of a Mega-gate ASIC in a short time. Moreover implement-design (synthesis and layout) -time depends on the quality of logic-design. Therefore the total design time of a Mega-gate ASIC becomes longer, and we are sometimes forced to re-design over and over again. We propose the concurrent design of logic-design with implement-design using imaginary IPs to shorten a design time of a Mega-gate ASIC. And we show the result of the concurrent design with imaginary IPs for 3 chips of Mega-gate ASIC design.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Mega-gate / implement / concurrent / architecture / floor plan
Paper # VLD98-54,ICD98-157,FTS98-81
Date of Issue

Conference Information
Committee VLD
Conference Date 1998/9/22(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To VLSI Design Technologies (VLD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Mega-gate ASIC implement design
Sub Title (in English)
Keyword(1) Mega-gate
Keyword(2) implement
Keyword(3) concurrent
Keyword(4) architecture
Keyword(5) floor plan
1st Author's Name Chiaki KOGA
1st Author's Affiliation Fujitsu Kyusyu Digital Technology Limited()
2nd Author's Name Hideki SAKAMOTO
2nd Author's Affiliation Fujitsu Kyusyu Digital Technology Limited
3rd Author's Name Masayuki TSUDA
3rd Author's Affiliation Fujitsu Kyusyu Digital Technology Limited
4th Author's Name Akira OHAMA
4th Author's Affiliation Fujitsu Kyusyu Digital Technology Limited
5th Author's Name Noritoshi YAMAKAWA
5th Author's Affiliation Fujitsu Kyusyu Digital Technology Limited
6th Author's Name Makoto UCHIBA
6th Author's Affiliation Fujitsu Kyusyu Communication Systems Limited
7th Author's Name Masataka OHSATO
7th Author's Affiliation Fujitsu Kyusyu Communication Systems Limited
Date 1998/9/22
Paper # VLD98-54,ICD98-157,FTS98-81
Volume (vol) vol.98
Number (no) 287
Page pp.pp.-
#Pages 7
Date of Issue