Presentation | 1998/9/21 Function Modules for Video Decoding and Computer Graphics Hideyuki FUJISHIMA, Yusuke TAKEMOTO, Tomokazu YONEDA, Takao ONOYE, Isao SHIRAKAWA, |
---|---|
PDF Download Page | PDF download Page Link |
Abstract(in Japanese) | (See Japanese page) |
Abstract(in English) | The present paper describes two hybrid VLSI modules dedicated to MPEG-4 natural/synthetic video decoding, which are to be incorporated into an MPEG-4 based media-processor. One is Matrix-Vector Multiplier, which can perform the matrix-vector multiplication both in the inverse discrete transform and in the geometrical transformation of three dimensional computer graphics. Another is Image Mapping Module, which can be used commonly for the motion compensation of natural video objects and for the texture mapping of synthetic video objects. The implementation result shows that these modules have been integrated with the use of 440k and 110k transistors, respectively. Both modules can operate at 20MHz or less. |
Keyword(in Japanese) | (See Japanese page) |
Keyword(in English) | MPEG-4 / media-processor / inverse discrete cosine transform / geometrical transformation / texture mapping / inotion compensation |
Paper # | VLD98-41,ICD98-144,CPSY98-78,FTS98-68 |
Date of Issue |
Conference Information | |
Committee | VLD |
---|---|
Conference Date | 1998/9/21(1days) |
Place (in Japanese) | (See Japanese page) |
Place (in English) | |
Topics (in Japanese) | (See Japanese page) |
Topics (in English) | |
Chair | |
Vice Chair | |
Secretary | |
Assistant |
Paper Information | |
Registration To | VLSI Design Technologies (VLD) |
---|---|
Language | JPN |
Title (in Japanese) | (See Japanese page) |
Sub Title (in Japanese) | (See Japanese page) |
Title (in English) | Function Modules for Video Decoding and Computer Graphics |
Sub Title (in English) | |
Keyword(1) | MPEG-4 |
Keyword(2) | media-processor |
Keyword(3) | inverse discrete cosine transform |
Keyword(4) | geometrical transformation |
Keyword(5) | texture mapping |
Keyword(6) | inotion compensation |
1st Author's Name | Hideyuki FUJISHIMA |
1st Author's Affiliation | Dept. Information Systems Eng., Osaka University Research & Development Laboratory Kyushu Matsushita Electric Co., Ltd.() |
2nd Author's Name | Yusuke TAKEMOTO |
2nd Author's Affiliation | Dept. Information Systems Eng., Osaka University |
3rd Author's Name | Tomokazu YONEDA |
3rd Author's Affiliation | Dept. Information Systems Eng., Osaka University |
4th Author's Name | Takao ONOYE |
4th Author's Affiliation | Dept. Information Systems Eng., Osaka University |
5th Author's Name | Isao SHIRAKAWA |
5th Author's Affiliation | Dept. Information Systems Eng., Osaka University |
Date | 1998/9/21 |
Paper # | VLD98-41,ICD98-144,CPSY98-78,FTS98-68 |
Volume (vol) | vol.98 |
Number (no) | 286 |
Page | pp.pp.- |
#Pages | 8 |
Date of Issue |