Presentation 1998/12/10
New Array-Based Mapping Algorithm of Logic Funcations into Plastic Cell Architecure
Ryuji Kan, Tomonori Izumi, Yukihiro Nakamura,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Recently, Plastic Cell Architecture (PCA) is proposed as a hard wired genral purpose dynamically reconfigurable processor. PCA consists of 2 layers, plastic-Part on which logic circuits are implemented, and Built-in-Part which dynamically reconfigures the circuits and transports messages among the circuits. Plastic-Part consists of an array of SRAM-based reconfigurable logic primitives, each of which is connected only to neighbor ones. Combining logic and layout synthesis, we propose a new array-based algorithm to map logic functions into PCA Plastic-Part. This algorithm produces a folded array of Sum-Of-Multi-inputs-Complex-terms, especially for PCA Plastic-Part.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) plastic cell architecture / technology mapping / programmable logic device / layout algorithm / complex term
Paper # VLD98-114,CPSY98-134
Date of Issue

Conference Information
Committee VLD
Conference Date 1998/12/10(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To VLSI Design Technologies (VLD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) New Array-Based Mapping Algorithm of Logic Funcations into Plastic Cell Architecure
Sub Title (in English)
Keyword(1) plastic cell architecture
Keyword(2) technology mapping
Keyword(3) programmable logic device
Keyword(4) layout algorithm
Keyword(5) complex term
1st Author's Name Ryuji Kan
1st Author's Affiliation Department of Electronics and Communication, Kyoto University()
2nd Author's Name Tomonori Izumi
2nd Author's Affiliation Department of Electronics and Communication, Kyoto University
3rd Author's Name Yukihiro Nakamura
3rd Author's Affiliation Department of Electronics and Communication, Kyoto University
Date 1998/12/10
Paper # VLD98-114,CPSY98-134
Volume (vol) vol.98
Number (no) 446
Page pp.pp.-
#Pages 8
Date of Issue