Presentation 1998/12/11
PiPICO : A microprocessor framework for education of pipelined architectures
Katsunobu Nishimura, Kazumasa Nukata, Hideharu Amano,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) A design and implementation of a microprocessor in student experimental lab. is important for computer architecture education. A lot of educational microprocessors and experimental kits have been proposed and developed. We have also proposed and tried an educational microprocessor framework PICO. This framework allows students to design their own instruction set in the limited hardware and design time which can be prepared in student lab. Here, weextend our framework for education of recent pipelined architecture, and design a new experimrntal kit. Preliminary design result shows that the extended framework called PiPICO can be easily implemented on an FPGA with 36,000 gates with a reasonable time for place-and-route.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Educational microprocessor / Pipelined architecture / FPGA / Architecture education
Paper # VLD98-121,CPSY98-141
Date of Issue

Conference Information
Committee VLD
Conference Date 1998/12/11(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To VLSI Design Technologies (VLD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) PiPICO : A microprocessor framework for education of pipelined architectures
Sub Title (in English)
Keyword(1) Educational microprocessor
Keyword(2) Pipelined architecture
Keyword(3) FPGA
Keyword(4) Architecture education
1st Author's Name Katsunobu Nishimura
1st Author's Affiliation Dept. of Computer Science, Keio University()
2nd Author's Name Kazumasa Nukata
2nd Author's Affiliation Dept. of Computer Science, Keio University
3rd Author's Name Hideharu Amano
3rd Author's Affiliation Dept. of Computer Science, Keio University
Date 1998/12/11
Paper # VLD98-121,CPSY98-141
Volume (vol) vol.98
Number (no) 447
Page pp.pp.-
#Pages 8
Date of Issue