Presentation 1995/10/20
Parallel Partitioning of PLAs Based on the One-Cut Row Folding Technique
Yukihiro Iguchi, Yusuke Matsushima, Hideki Matsuzaki,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) We have presented a method of partitioning a PLA into two smaller PLAs based on the one-cut row folding technique. This method does not possibly work when there exist input lines with many devices. This paper presents an improved version consisting of three steps; first, detaching some of obstructive input lines, second partitioning the remaining part by the previous method, and finally attaching those input lines to each of the two PLAs. Experimental results show that this simple method is very effective.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) PLA / Parallel partitioning / Folding / Logic Synthesis
Paper # VLD95-91,FTS95-53
Date of Issue

Conference Information
Committee VLD
Conference Date 1995/10/20(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To VLSI Design Technologies (VLD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Parallel Partitioning of PLAs Based on the One-Cut Row Folding Technique
Sub Title (in English)
Keyword(1) PLA
Keyword(2) Parallel partitioning
Keyword(3) Folding
Keyword(4) Logic Synthesis
1st Author's Name Yukihiro Iguchi
1st Author's Affiliation Department of Computer Science, Meiji University()
2nd Author's Name Yusuke Matsushima
2nd Author's Affiliation Department of Computer Science, Meiji University
3rd Author's Name Hideki Matsuzaki
3rd Author's Affiliation Information Science Center, Meiji University
Date 1995/10/20
Paper # VLD95-91,FTS95-53
Volume (vol) vol.95
Number (no) 307
Page pp.pp.-
#Pages 6
Date of Issue