| Presentation | 1995/10/19 A Fault Simulation method for crosstalk faults in synchronous sequential circuits Yasutaka Idomoto, Noriyoshi Itazaki, Kozo Kinoshita, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | In order to detect crosstalk faults that will cause strange errors for future high density synchronous sequential circuits, we have considered a fault model for the fault, and contrived a fault simulator based on the model. In this paper, we considered the crosstalk fault as a erroneous operations caused by crosstalk pulses originated by unexpected strong capacitive coupling between one data line and clock lines. Since we have to consider a timing in addition to a logic value, a unit delay model is introduced to our fault simulation. From our experiments on benchmark circuits, we can see that fault activation rates and fault detection rates are widely varied corresponding to circuit characteristics. Up to 80% fault detection rates are obtained from our simulation with random input vectors. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Fault simulation / Crosstalk fault / Synchronous sequential circuit / Clock / Unit delay model |
| Paper # | VLD95-78,FTS95-40 |
| Date of Issue |
| Conference Information | |
| Committee | VLD |
|---|---|
| Conference Date | 1995/10/19(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | VLSI Design Technologies (VLD) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | A Fault Simulation method for crosstalk faults in synchronous sequential circuits |
| Sub Title (in English) | |
| Keyword(1) | Fault simulation |
| Keyword(2) | Crosstalk fault |
| Keyword(3) | Synchronous sequential circuit |
| Keyword(4) | Clock |
| Keyword(5) | Unit delay model |
| 1st Author's Name | Yasutaka Idomoto |
| 1st Author's Affiliation | Dept. of Applied Physics, Faculty of Engineering, Osaka University() |
| 2nd Author's Name | Noriyoshi Itazaki |
| 2nd Author's Affiliation | Dept. of Applied Physics, Faculty of Engineering, Osaka University |
| 3rd Author's Name | Kozo Kinoshita |
| 3rd Author's Affiliation | Dept. of Applied Physics, Faculty of Engineering, Osaka University |
| Date | 1995/10/19 |
| Paper # | VLD95-78,FTS95-40 |
| Volume (vol) | vol.95 |
| Number (no) | 306 |
| Page | pp.pp.- |
| #Pages | 8 |
| Date of Issue | |