Presentation 1998/3/5
A Generation System for Hardware Description of Pipelined Processors
Masachika HAMABE, Atsushi NOSE, Nozomu TOGAWA, Masao YANAGISAWA, Tatsuo OHTSUKI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) This paper proposes a system which generates a hardware description of pipelined processor. The system accepts a pipeline stage information, an instruction set, a detapath width and VHDL descriptions of hardware units contained in the library as an input, and produces VHDL descriptions of procssors, an order of analyzing VHDL files, a code generation information for assembler as an output.The system produces processor ranging from nonpipeline architecture to 2-way VLIW architecture.The number of lines of code is reduced to 1/10 in contrast with manual description.According to the result of logic synthesis of the generated description, we estimate a hardware cost used in hardware/software codesign system.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) processor description generation / VHDL / hardware/software co-design
Paper #
Date of Issue

Conference Information
Committee VLD
Conference Date 1998/3/5(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To VLSI Design Technologies (VLD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Generation System for Hardware Description of Pipelined Processors
Sub Title (in English)
Keyword(1) processor description generation
Keyword(2) VHDL
Keyword(3) hardware/software co-design
1st Author's Name Masachika HAMABE
1st Author's Affiliation Dept.of Electronics, Information and Communication Engineering Waseda University()
2nd Author's Name Atsushi NOSE
2nd Author's Affiliation Dept.of Electronics, Information and Communication Engineering Waseda University
3rd Author's Name Nozomu TOGAWA
3rd Author's Affiliation Dept.of Electronics, Information and Communication Engineering Waseda University
4th Author's Name Masao YANAGISAWA
4th Author's Affiliation Dept.of Electronics, Information and Communication Engineering Waseda University
5th Author's Name Tatsuo OHTSUKI
5th Author's Affiliation Dept.of Electronics, Information and Communication Engineering Waseda University
Date 1998/3/5
Paper #
Volume (vol) vol.97
Number (no) 576
Page pp.pp.-
#Pages 8
Date of Issue