Presentation 1997/10/29
Instruction Set Processor Synthesis Method based on Behavioral Semantics Description
Makiko Itoh, Yoshinori Takeuchi, Masaharu Imai, Akichika Shiomi,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) This paper presents a generation method of synthesizable processor description from a specification description including behavioral semantics description (BSD). Target processor is assumed to be of a pipeline architeacture. In the generation algorithm, stage assignment and module selection are performed, then synthesizable HDL description of the processor is generated. Using the proposed method, the amount of description can be reduced and structual hazard can be resolved. Therefore, enormous design cost reduction can be expected compared to the conventional clock/stage base instruction specification method. According to the experimental results using a subset of MIPS R3000 instruction set, appropriate processor design has been generated.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Behavioral Semantics Description / Design automation / Microprocessor / Pipeline hazard
Paper # VLD97-89
Date of Issue

Conference Information
Committee VLD
Conference Date 1997/10/29(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To VLSI Design Technologies (VLD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Instruction Set Processor Synthesis Method based on Behavioral Semantics Description
Sub Title (in English)
Keyword(1) Behavioral Semantics Description
Keyword(2) Design automation
Keyword(3) Microprocessor
Keyword(4) Pipeline hazard
1st Author's Name Makiko Itoh
1st Author's Affiliation Graduate School of Enginerring Science, Osaka University()
2nd Author's Name Yoshinori Takeuchi
2nd Author's Affiliation Graduate School of Enginerring Science, Osaka University
3rd Author's Name Masaharu Imai
3rd Author's Affiliation Graduate School of Enginerring Science, Osaka University
4th Author's Name Akichika Shiomi
4th Author's Affiliation Faculty of Information, Shizuoka University
Date 1997/10/29
Paper # VLD97-89
Volume (vol) vol.97
Number (no) 344
Page pp.pp.-
#Pages 8
Date of Issue