Presentation 2001/4/19
An Up-link/Down-link Asymmetric Slot Allocation Algorithm in CDMA/TDD-Based Wireless Multimedia Communications Systems
Hiroyuki Yomo, Atsushi Nakata, Shinsuke Hara,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) In this paper, we propose an up-link/down-link asymmetric slot allocation algorithm for CDMA/TDD-Based wireless multimedia communications systems. We evaluate the average delay performance of the proposed algorithm by computer simulation, assuming a practical multicell environment and a multimedia service model which consists of several kinds of up-link/down-link symmetric and asymmetric services. Our simulation results show that the proposed algorithm, which can flexibly cope with up-link/down-link traffic asymmetry, improves the average delay performance as compared with symmetric slot allocation and fixed asymmetric slot allocation algorithms.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) CDMA/TDD / Wireless Multimedia Communications / Traffic Asymmetry
Paper # SST2001-5,CS2001-5
Date of Issue

Conference Information
Committee CS
Conference Date 2001/4/19(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Communication Systems (CS)
Language ENG
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) An Up-link/Down-link Asymmetric Slot Allocation Algorithm in CDMA/TDD-Based Wireless Multimedia Communications Systems
Sub Title (in English)
Keyword(1) CDMA/TDD
Keyword(2) Wireless Multimedia Communications
Keyword(3) Traffic Asymmetry
1st Author's Name Hiroyuki Yomo
1st Author's Affiliation Department of Electronic, Information, and Energy Engineering, Graduate School of Engineering, Osaka University()
2nd Author's Name Atsushi Nakata
2nd Author's Affiliation Department of Electronic, Information, and Energy Engineering, Graduate School of Engineering, Osaka University
3rd Author's Name Shinsuke Hara
3rd Author's Affiliation Department of Electronic, Information, and Energy Engineering, Graduate School of Engineering, Osaka University
Date 2001/4/19
Paper # SST2001-5,CS2001-5
Volume (vol) vol.101
Number (no) 29
Page pp.pp.-
#Pages 6
Date of Issue