Presentation 2002/8/27
Multi-Scroll Circuit Using Floating-Gate MOSFETs
Tetsuya Fujiwara, Yoshihiko Horio, Kazuyuki Aihara,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) This paper proposes a multi-scroll circuit that has more than two scroll structures in its chaotic attractor. The circuit is an extention of the previously proposed double-scroll circuit with floating-gate MOSFETs. In the proposed circuit, the high-order nonlinear negative conductance is composed of multiple N-type negative conductance circuits in parallel. The V-I characteristics of the negative conductance circuit can be altered by the external control voltages, so that variety of dynamics can be obtained from the circuit. The circuit is compatible to a standard CMOS semiconductor proces, thus miniaturization and fast operation are possible. Simulation results with HSPICE illustrate the triple and quadruple-scroll chaotic attractors.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Multi-scroll circuit / Chaos / Floating-gate MOSFET circuits
Paper # NLP2002-41
Date of Issue

Conference Information
Committee NLP
Conference Date 2002/8/27(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Nonlinear Problems (NLP)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Multi-Scroll Circuit Using Floating-Gate MOSFETs
Sub Title (in English)
Keyword(1) Multi-scroll circuit
Keyword(2) Chaos
Keyword(3) Floating-gate MOSFET circuits
1st Author's Name Tetsuya Fujiwara
1st Author's Affiliation Dent. of Electronic Engineering, Tokyo Denki University()
2nd Author's Name Yoshihiko Horio
2nd Author's Affiliation Dent. of Electronic Engineering, Tokyo Denki University
3rd Author's Name Kazuyuki Aihara
3rd Author's Affiliation Dept. of Mathematical Engineering, The University of Tokyo and CREST, JST.
Date 2002/8/27
Paper # NLP2002-41
Volume (vol) vol.102
Number (no) 297
Page pp.pp.-
#Pages 6
Date of Issue