Presentation 2000/6/16
A Circuit Emulator for a Large-Scale SC Chaotic Neuro-Computer
Chiori Kobayashi, Masaya Hayashi, Doyoun Kang, Yoshihiko Horio, Kazuyuki Aihara,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) This paper describes a circuit emulator for a switched-capacitor(SC)chaos neuro-computer with 10, 000 neurons mutually connected by 10^8 synapses. It's very difficult to simulate such a large mixed analog/digital system with ordinary circuit simulator because of a long calculation time, a huge requirement of memory, and so on. However, before the final hardwear implementation of the system, we must confirm the charactoristics of each circuit element and the functionarity of the whole system. Therefore, a system level circuit emulator is mandatory. The analog circuit charactoristics and parogramabilty of the SC neuron circuit, and the memory-base structure, the tranmission delay and time-multiplex processing of the synapse circuit are modeled in the emulator. In this paper, a 100-neuron and 10^4-synapse system is evaluated by the emulator.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Chaos Neuro-Computer / Circuit Emulator
Paper # NLP2000-44,NC2000-38
Date of Issue

Conference Information
Committee NLP
Conference Date 2000/6/16(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Nonlinear Problems (NLP)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Circuit Emulator for a Large-Scale SC Chaotic Neuro-Computer
Sub Title (in English)
Keyword(1) Chaos Neuro-Computer
Keyword(2) Circuit Emulator
1st Author's Name Chiori Kobayashi
1st Author's Affiliation Dept.of Electronic Engineering, Tokyo Denki University()
2nd Author's Name Masaya Hayashi
2nd Author's Affiliation Dept.of Electronic Engineering, Tokyo Denki University
3rd Author's Name Doyoun Kang
3rd Author's Affiliation Dept.of Electronic Engineering, Tokyo Denki University
4th Author's Name Yoshihiko Horio
4th Author's Affiliation Dept.of Electronic Engineering, Tokyo Denki University
5th Author's Name Kazuyuki Aihara
5th Author's Affiliation University of Tokyo, Tokyo, 133-8656, Japan, and CREST, JST.
Date 2000/6/16
Paper # NLP2000-44,NC2000-38
Volume (vol) vol.100
Number (no) 125
Page pp.pp.-
#Pages 8
Date of Issue