| Presentation | 2000/2/4 A Discrete-time Neural Network for Multi-Layer Channel Routing Problems. Tsuyoshi Iwata, Kenya Jin'no, Haruo Hirose, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | One of the most useful application of artificial neural networks is combinatorial optimization problems solver. In this article, we consider a discrete-time neural network for a multi-layer channel routing problem in VLSI design. Our system can guarantee that the output correponding to the suitable solution is stable. Also, this system contains with the high-order connection. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | artificial neural networks / VLSI / multi-layer channel routing problems / combinatorial optimization problems / discrete-time / high-order connection |
| Paper # | NLP99-142 |
| Date of Issue |
| Conference Information | |
| Committee | NLP |
|---|---|
| Conference Date | 2000/2/4(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Nonlinear Problems (NLP) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | A Discrete-time Neural Network for Multi-Layer Channel Routing Problems. |
| Sub Title (in English) | |
| Keyword(1) | artificial neural networks |
| Keyword(2) | VLSI |
| Keyword(3) | multi-layer channel routing problems |
| Keyword(4) | combinatorial optimization problems |
| Keyword(5) | discrete-time |
| Keyword(6) | high-order connection |
| 1st Author's Name | Tsuyoshi Iwata |
| 1st Author's Affiliation | Department of Electrical Electronic Engineering, Nippon Institute of Technology() |
| 2nd Author's Name | Kenya Jin'no |
| 2nd Author's Affiliation | Department of Electrical Electronic Engineering, Nippon Institute of Technology |
| 3rd Author's Name | Haruo Hirose |
| 3rd Author's Affiliation | Department of Electrical Electronic Engineering, Nippon Institute of Technology |
| Date | 2000/2/4 |
| Paper # | NLP99-142 |
| Volume (vol) | vol.99 |
| Number (no) | 603 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |