| Presentation | 1997/2/21 Prescaled Timing Extraction Phase Lock Loop Based on Four-Wave Mixing in a Traveling-Wave Laser Diode Amplifier Osamu Kamatani, Satoki Kawanishi, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | A new phase lock loop is proposed and demonstrated for clock recovery from an ultrahigh-speed time-division multiplexed optical signal. A traveling-wave laser-diode amplifier (TW-LDA) is used as a phase detector, and the cross-correlation component between the optical signal and an optical clock pulse train is detected as a four-wave-mixing (FWM) signal generated in the TW-LDA. A timing clock from a TDM signal is extracted as a prescaled electrical c1ock from a randomly modulated TDM optical signial. The cross-correlation signal to noise ratio is analyzed for the phase noise characteristics, effects of signal mark ratio, and operation up to 1 Tbit/s. A prescaled l0 GHz timing clock extraction from a 500 Gbit/s signal is also demonstrated using a non-linearhy compressed clock pulse train. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Laser diode amplifier / Four-wave mixing / Phase lock loop |
| Paper # | SSE96-173,OCS96-111 |
| Date of Issue |
| Conference Information | |
| Committee | OCS |
|---|---|
| Conference Date | 1997/2/21(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Optical Communication Systems (OCS) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Prescaled Timing Extraction Phase Lock Loop Based on Four-Wave Mixing in a Traveling-Wave Laser Diode Amplifier |
| Sub Title (in English) | |
| Keyword(1) | Laser diode amplifier |
| Keyword(2) | Four-wave mixing |
| Keyword(3) | Phase lock loop |
| 1st Author's Name | Osamu Kamatani |
| 1st Author's Affiliation | NTT Optical Network Systems Laboratories() |
| 2nd Author's Name | Satoki Kawanishi |
| 2nd Author's Affiliation | NTT Optical Network Systems Laboratories |
| Date | 1997/2/21 |
| Paper # | SSE96-173,OCS96-111 |
| Volume (vol) | vol.96 |
| Number (no) | 538 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |