Presentation 1997/2/21
Advanced ATM switching system hardware technologies based on MCM-D
Tomoaki KWAMURA, Naoaki YAMAOKA, Katsumi KAIZU,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) This paper describes an advanced ATM switching system hardware technologies with MCM(Multi-Chip Module) technologies. An MCM-D module for an ATM-layer function device was developed. The MCM-D module realizes the ATM-layer function that requires a high-performance ASIC with high-speed (access time 20 ns)and large-capacity (1 MBytes) SRAM cache. By using MCM-D technology, MCM-D module size was reduced to 50.8 mm × 50.8 mm. This is 40 % of that of a double-side mounted sub-board module with conventional packaging(QFP and SOP). In ATM switching systems, very large-capacity and high-speed memory are required. MCM approaches meet these requirements. Additionally, an advanced ATM switching system hardware architecture with sub-module structure are proposes. The sub-module structure will reduce TAT(turn-around time) and cost of system development. The MCM-D module is one of the sub-modules in the system. This MCM technology and sub-module technology can be applied to ATM switching systems and future B-ISDN ATM switching systems.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) ATM / MCM / switching system / sub-module structure
Paper # SSE96-164,OCS96-102
Date of Issue

Conference Information
Committee OCS
Conference Date 1997/2/21(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Optical Communication Systems (OCS)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Advanced ATM switching system hardware technologies based on MCM-D
Sub Title (in English)
Keyword(1) ATM
Keyword(2) MCM
Keyword(3) switching system
Keyword(4) sub-module structure
1st Author's Name Tomoaki KWAMURA
1st Author's Affiliation NTT Network Service Systems Laboratories()
2nd Author's Name Naoaki YAMAOKA
2nd Author's Affiliation NTT Network Service Systems Laboratories
3rd Author's Name Katsumi KAIZU
3rd Author's Affiliation NTT Network Service Systems Laboratories
Date 1997/2/21
Paper # SSE96-164,OCS96-102
Volume (vol) vol.96
Number (no) 538
Page pp.pp.-
#Pages 4
Date of Issue