Presentation 1998/2/5
Advanced micro-processor module for high-performance ATM switching systems
Tomoaki Kawamura, Takaki Ichimori, Naoaki Yamanaka, Zenichi Yashiro, Katsumi Kaizu, Akio Harada,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) This paper describes an advanced micro-processor module with CSP(Chip, Size Package) and MCM(Multi-Chip Module) devices. The micro-processor module integrates a micro-processor LSI, ASIC-LSIs, high-speed SRAMs, and others. 2 CSP-LSIs were developed for the ASIC-LSIs. The area sizes of the CSP-LSIs are about 40% or 20% of that of conventional QFP or PGA. A MCM-D module was developed for the SRAMs. The SRAM MCM-D module is based on Si-substrate MCM-D technology, and integrates 12 high-speed SRAMs. The area size of the MCM are about 50% of that of 12 conventional SOPs. Additionally, an ASIC-LSI as developed on integrate many TTL-ICs. By using these advanced devices, the size of the micro-processor module was reduced to 125 mm × 140mm. This is 22% of that of conventional modules. The micro-processor module was mounted on a test board, and realized 36 MHz functions. This micro-processor module can be applied to ATM switching systems and future B-ISDN ATM switching systems.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) CSP / MCM / micro-processor / LSI / memory module
Paper #
Date of Issue

Conference Information
Committee OCS
Conference Date 1998/2/5(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Optical Communication Systems (OCS)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Advanced micro-processor module for high-performance ATM switching systems
Sub Title (in English)
Keyword(1) CSP
Keyword(2) MCM
Keyword(3) micro-processor
Keyword(4) LSI
Keyword(5) memory module
1st Author's Name Tomoaki Kawamura
1st Author's Affiliation NTT Network Service Systems Laboratories()
2nd Author's Name Takaki Ichimori
2nd Author's Affiliation NTT Network Service Systems Laboratories
3rd Author's Name Naoaki Yamanaka
3rd Author's Affiliation NTT Network Service Systems Laboratories
4th Author's Name Zenichi Yashiro
4th Author's Affiliation NTT Network Service Systems Laboratories
5th Author's Name Katsumi Kaizu
5th Author's Affiliation NTT Network Service Systems Laboratories
6th Author's Name Akio Harada
6th Author's Affiliation NTT Network Service Systems Laboratories
Date 1998/2/5
Paper #
Volume (vol) vol.97
Number (no) 536
Page pp.pp.-
#Pages 5
Date of Issue