Presentation 2001/10/19
Development of Image Processing LSI based on Phase Only Correlation
Makoto MORIKAWA, Atsushi KATSUMATA, Koji KOBAYASHI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) A pipelined architecture for Phase-only Correlation (POC) LSI is optimized in order to increase throughput. POC is an image processing algorithm known to have precise positioning and discrimination characteristics over the ordinary correlation. Implementing POC tends to increase processing time, because it is based on complicated Fast Fourier Transformation (FFT) algorithm and needs to process other calculations, such as rotation or scale conversion at the same time. In this paper, FFT processing is pipelined with the pre-processing and post-processing, so that the time needed for FFT is as close as to the time for simple data transfer. In the architecture, FFT processing time for 256 point x 256 is only 9.5% larger than the time needed to transfer the same amount of data between memories. When Affine Transformation is combined, the overhead for FFT is eventually zero.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Phase Only Correlation / FFT / pipeline processing / image processing
Paper # DSP2001-117,ICD2001-122,IE2001-101
Date of Issue

Conference Information
Committee DSP
Conference Date 2001/10/19(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Digital Signal Processing (DSP)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Development of Image Processing LSI based on Phase Only Correlation
Sub Title (in English)
Keyword(1) Phase Only Correlation
Keyword(2) FFT
Keyword(3) pipeline processing
Keyword(4) image processing
1st Author's Name Makoto MORIKAWA
1st Author's Affiliation Research&Development Headquarter, Yamatake Corporation()
2nd Author's Name Atsushi KATSUMATA
2nd Author's Affiliation Research&Development Headquarter, Yamatake Corporation
3rd Author's Name Koji KOBAYASHI
3rd Author's Affiliation New business development center, Yamatake Corporation
Date 2001/10/19
Paper # DSP2001-117,ICD2001-122,IE2001-101
Volume (vol) vol.101
Number (no) 384
Page pp.pp.-
#Pages 8
Date of Issue