Presentation 1998/10/16
Considerations on Memory Architectures for FLASH Main Memory
Koji KAI, Akihiko INOUE, Hiroto YASUURA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) A non-volatile main memory architecture which combines FLASH-EEPROM and random-access memory is presented. Modifying a conventional virtual memory management, a memory management mechanism selects a page that should be mapped by observing the property of each page. The random-access memory works as a buffer, which reduces the number of writing times and conceals slow writing time. Moreover, the capacity of the random-access memory is reduced by loading only page which includes cache-line modified in the cache memory, and read-only page. In this paper, we show the result of simulation that reduces the capacity of the random access memory by 25%, comparing to the conventional virtual-memory.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Flash-EEPROM / main memory / memory hierarchy / virtual memory / locality of references / address translation
Paper # DSP98-109, ICD98-196, CPSY98-111
Date of Issue

Conference Information
Committee DSP
Conference Date 1998/10/16(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Digital Signal Processing (DSP)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Considerations on Memory Architectures for FLASH Main Memory
Sub Title (in English)
Keyword(1) Flash-EEPROM
Keyword(2) main memory
Keyword(3) memory hierarchy
Keyword(4) virtual memory
Keyword(5) locality of references
Keyword(6) address translation
1st Author's Name Koji KAI
1st Author's Affiliation Institute of Systems & Information Technologies/KYUSHU()
2nd Author's Name Akihiko INOUE
2nd Author's Affiliation Department of Computer Science and Communication Engineering, Graduate School of Information Science and Electrical Engineering, Kyushu University
3rd Author's Name Hiroto YASUURA
3rd Author's Affiliation Department of Computer Science and Communication Engineering, Graduate School of Information Science and Electrical Engineering, Kyushu University
Date 1998/10/16
Paper # DSP98-109, ICD98-196, CPSY98-111
Volume (vol) vol.98
Number (no) 319
Page pp.pp.-
#Pages 8
Date of Issue