Presentation 1998/10/15
A DRAM Based Functional Memory for Addition and its Application for Motion Compensation
Yukifumi Kobayashi, Makoto Eguchi, Tang Chen, Kazutoshi Kobayashi, Keikichi Tamaru,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) In order to dissolve the von Neumann bottleneck, a functional memory architecture is proposed. We designed and fabricated a DRAM-based functional memory LSI for addition. This circuit has an operating unit with 18 bit memory cells. They can perform massively parallel computation. The base function of the operating unit is addition. In this paper, we explain its structure, some simulation results, some test results and the performance estimation of the application for motion compensation.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) functional memory / DRAM / parallel processing / additional function / motion compensation
Paper # DSP98-92,ICD98-179,CPSY98-94
Date of Issue

Conference Information
Committee DSP
Conference Date 1998/10/15(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Digital Signal Processing (DSP)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A DRAM Based Functional Memory for Addition and its Application for Motion Compensation
Sub Title (in English)
Keyword(1) functional memory
Keyword(2) DRAM
Keyword(3) parallel processing
Keyword(4) additional function
Keyword(5) motion compensation
1st Author's Name Yukifumi Kobayashi
1st Author's Affiliation Department of Communication and Computer Engineering, Kyoto University()
2nd Author's Name Makoto Eguchi
2nd Author's Affiliation Department of Communication and Computer Engineering, Kyoto University
3rd Author's Name Tang Chen
3rd Author's Affiliation Department of Communication and Computer Engineering, Kyoto University
4th Author's Name Kazutoshi Kobayashi
4th Author's Affiliation Department of Communication and Computer Engineering, Kyoto University
5th Author's Name Keikichi Tamaru
5th Author's Affiliation Department of Communication and Computer Engineering, Kyoto University
Date 1998/10/15
Paper # DSP98-92,ICD98-179,CPSY98-94
Volume (vol) vol.98
Number (no) 318
Page pp.pp.-
#Pages 8
Date of Issue