Presentation 1998/5/28
A Pipelined Architecture for the Normalized LMS Adaptive Digital Filters
Akio HARADA, Kiyoshi NISHIKAWA, Hitoshi KIYA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) In this paper, we propose a pipelined architecture for the normalized least mean square(NLMS) adaptive digital filter(ADF). The hardware implementation of the NLMS however has not been proposed yet, and the proposed architecture is the first attempt to implement the NLMS ADF in the pipelined fashion. The architecture is based on an equivalent expression of the NLMS which is derived in this paper. It is shown that the proposed architecture achieves a constant and a short critical path without producing the output latency. Besides, it maintains the advantage of the NLMS that the step size which assure the convergence is determined automatically. We provide the results of computer simulations of system identification to verify that the proposed architecture achieves the identical convergence characteristics as that of the NLMS.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) adaptive digital filter / pipeline processing / normalized LMS algorithm
Paper #
Date of Issue

Conference Information
Committee DSP
Conference Date 1998/5/28(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Digital Signal Processing (DSP)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Pipelined Architecture for the Normalized LMS Adaptive Digital Filters
Sub Title (in English)
Keyword(1) adaptive digital filter
Keyword(2) pipeline processing
Keyword(3) normalized LMS algorithm
1st Author's Name Akio HARADA
1st Author's Affiliation Department of Electrical Engineering, Graduate School of Tokyo Metropolitan University()
2nd Author's Name Kiyoshi NISHIKAWA
2nd Author's Affiliation Department of Electrical Engineering, Graduate School of Tokyo Metropolitan University
3rd Author's Name Hitoshi KIYA
3rd Author's Affiliation Department of Electrical Engineering, Graduate School of Tokyo Metropolitan University
Date 1998/5/28
Paper #
Volume (vol) vol.98
Number (no) 79
Page pp.pp.-
#Pages 6
Date of Issue