Presentation 1999/7/22
CMOS Rail-to-Rail Opamp
Shingo Hatanaka, Toru Ogawa, Ryuji Yoshimura, Kenji Taniguchi,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) A CMOS rail-to-rail operational amplifier with a novel constant gm circuit and a feedback circuit to stabilize the loop gain was designed. The operational amplifier features high unity gain frequency of 58.4MHz and CMRR of 96dB at 3V. Both small layout size and low power dissipation are realized by the use of small number of MOS transistors.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) CMOS / Rail-to-Rail / constant gm bias circuit / feedback circuit
Paper # ED99-108
Date of Issue

Conference Information
Committee ED
Conference Date 1999/7/22(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Electron Devices (ED)
Language ENG
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) CMOS Rail-to-Rail Opamp
Sub Title (in English)
Keyword(1) CMOS
Keyword(2) Rail-to-Rail
Keyword(3) constant gm bias circuit
Keyword(4) feedback circuit
1st Author's Name Shingo Hatanaka
1st Author's Affiliation Department of Electronics and Information Systems, Osaka University Graduate School of Eng., Osaka University()
2nd Author's Name Toru Ogawa
2nd Author's Affiliation Department of Electronics and Information Systems, Osaka University Graduate School of Eng., Osaka University
3rd Author's Name Ryuji Yoshimura
3rd Author's Affiliation Department of Electronics and Information Systems, Osaka University Graduate School of Eng., Osaka University
4th Author's Name Kenji Taniguchi
4th Author's Affiliation Department of Electronics and Information Systems, Osaka University Graduate School of Eng., Osaka University
Date 1999/7/22
Paper # ED99-108
Volume (vol) vol.99
Number (no) 229
Page pp.pp.-
#Pages 7
Date of Issue