Presentation 1994/9/14
An Electrothermal Circuit Simulation using An Equivalent Thermal Network for Electrostatic Discharge(ESD)
Kazumi Kurimoto, Kyouji Yamashita, Isao Miyanaga, Atsushi Hori, Shinji Odanaka,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) This paper describes an electrothermal circuit simulation using an equivalent thermal network for elecuostatic discharge(ESD). Electrothermal transient characteristics in ESD protection devices are clarified in detail by modeling of complicatrd snapback behavior and thermal modeling in the multiple layer.By using the circuit model the electrothermal simulation can be performed with the low computational cost.The new model allows the simulation for the ESD damage region and failure thresholds of n-MOSFET protection devices for a 0.5μm CMOS process.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) thermal network model / electrothermal simulation / electrostatic discharge(ESD) / table look-up model / 0.5μm / fa ilure threshold voltage
Paper # ED94-58,SDM94-95,VLD94-55
Date of Issue

Conference Information
Committee ED
Conference Date 1994/9/14(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Electron Devices (ED)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) An Electrothermal Circuit Simulation using An Equivalent Thermal Network for Electrostatic Discharge(ESD)
Sub Title (in English)
Keyword(1) thermal network model
Keyword(2) electrothermal simulation
Keyword(3) electrostatic discharge(ESD)
Keyword(4) table look-up model
Keyword(5) 0.5μm
Keyword(6) fa ilure threshold voltage
1st Author's Name Kazumi Kurimoto
1st Author's Affiliation Semiconductor Research Center,Matsushita Electric Industrial Co., Ltd.()
2nd Author's Name Kyouji Yamashita
2nd Author's Affiliation Semiconductor Research Center,Matsushita Electric Industrial Co., Ltd.
3rd Author's Name Isao Miyanaga
3rd Author's Affiliation Semiconductor Research Center,Matsushita Electric Industrial Co., Ltd.
4th Author's Name Atsushi Hori
4th Author's Affiliation Semiconductor Research Center,Matsushita Electric Industrial Co., Ltd.
5th Author's Name Shinji Odanaka
5th Author's Affiliation Semiconductor Research Center,Matsushita Electric Industrial Co., Ltd.
Date 1994/9/14
Paper # ED94-58,SDM94-95,VLD94-55
Volume (vol) vol.94
Number (no) 231
Page pp.pp.-
#Pages 6
Date of Issue