Presentation 1994/1/21
Design of a multithreaded processor dedicated to image generation : Ditailed architecture
Takao Onoe, Toshihiro Masaki, Hiroaki Hirata, Kozo Kimura, Shigeo Asahara, Takayuki Sagishima, Isao Shirakawa,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) This paper describes design of a multithreaded processor dedicated to image generation.The processor employs a multithread approach which is a novel and promising architecture for an elementary processor of a parallel image generation system.This processor executes plural instruction streams simultaneously by sharing a number of functional units.In the design of a multithreaded processor,a detailed architecture of the processor is of great importance,since the processor is constructed too complicated to be realized by exploiting the conventional processor design methodologies.This paper focuses the detailed architecture of our processor.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) processor / architecture / multithread / parallel processing / image generation
Paper # CAS93-98
Date of Issue

Conference Information
Committee CAS
Conference Date 1994/1/21(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Circuits and Systems (CAS)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Design of a multithreaded processor dedicated to image generation : Ditailed architecture
Sub Title (in English)
Keyword(1) processor
Keyword(2) architecture
Keyword(3) multithread
Keyword(4) parallel processing
Keyword(5) image generation
1st Author's Name Takao Onoe
1st Author's Affiliation Department of Information Systems Engineering,Faculty of Engineering,Osaka University()
2nd Author's Name Toshihiro Masaki
2nd Author's Affiliation Department of Information Systems Engineering,Faculty of Engineering,Osaka University
3rd Author's Name Hiroaki Hirata
3rd Author's Affiliation Media Research Laboratory,Matsushita Electric Industrial
4th Author's Name Kozo Kimura
4th Author's Affiliation Media Research Laboratory,Matsushita Electric Industrial
5th Author's Name Shigeo Asahara
5th Author's Affiliation Media Research Laboratory,Matsushita Electric Industrial
6th Author's Name Takayuki Sagishima
6th Author's Affiliation Media Research Laboratory,Matsushita Electric Industrial
7th Author's Name Isao Shirakawa
7th Author's Affiliation Department of Information Systems Engineering,Faculty of Engineering,Osaka University
Date 1994/1/21
Paper # CAS93-98
Volume (vol) vol.93
Number (no) 432
Page pp.pp.-
#Pages 6
Date of Issue