| Presentation | 1993/5/20 A Routing Design Method for Analog PCB using Surface Charge Modeling Isamu Konta, Masatoshi Kasuga, Jin-ichi Matsuda, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | A new routing method for designing the analog PCB(Printed Circuit Board),using the total network potential energy as the cost function is described.In this method,the initial routing patterns and the boundary on the PCB are replaced by an iterative method,using a strategy of minimizing the total network potential energy.This algorithm consists of two methods,one for determining the topology for each routing patterns and the other for designing the routing patterns with minimum total network potential energy. The routing patterns designed by this method and conventional methods are evaluated by some standard criteria.From these results, it is shown that this new routing method is effective for designing the analog PCB. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Analog PCB / Potential energy / Evaluation of routing patterns / Ditermination of routing patterns |
| Paper # | CAS93-7,VLD93-7,DSP93-17 |
| Date of Issue |
| Conference Information | |
| Committee | CAS |
|---|---|
| Conference Date | 1993/5/20(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Circuits and Systems (CAS) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | A Routing Design Method for Analog PCB using Surface Charge Modeling |
| Sub Title (in English) | |
| Keyword(1) | Analog PCB |
| Keyword(2) | Potential energy |
| Keyword(3) | Evaluation of routing patterns |
| Keyword(4) | Ditermination of routing patterns |
| 1st Author's Name | Isamu Konta |
| 1st Author's Affiliation | NEC Corporation() |
| 2nd Author's Name | Masatoshi Kasuga |
| 2nd Author's Affiliation | Nippon Seiki Co.,LTD. |
| 3rd Author's Name | Jin-ichi Matsuda |
| 3rd Author's Affiliation | Department of Electrical Engineering,Nagoya University of Technology |
| Date | 1993/5/20 |
| Paper # | CAS93-7,VLD93-7,DSP93-17 |
| Volume (vol) | vol.93 |
| Number (no) | 33 |
| Page | pp.pp.- |
| #Pages | 7 |
| Date of Issue | |