Presentation 1996/3/18
A High-Speed DPLL Circuit Consisting of Phase-Detector and Oscillator with Same Time Resolution
Shigenori Yamauchi, Takamoto Watanabe, Yoshinori Ohtsuka, Shigeyuki Akita, Tadashi Hattori,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) A Fast synchronizing PLL is commonly required in a Spread Spectrum Modulation. For this kind of PLL, digital PLL (DPLL) has more advantage such as possibility of fast synchronization for digital signal process than analog PLL. However, a DPLL with a conventional architecture has a problem that an upper frequency limit of usable is low. In this paper, we propose a High-Speed DPLL consisting of Phase-Detector and Oscillator that use the same delay time of a single gate as a minimum unit of time resolution. This new architecture make it possible that wide frequency range and fast synchronization. In addition, we report the evaluated results of the test sample.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Spred Spectrum / DPLL / Fast synchronization / Gate Delay / Phase-Detector / Oscillator
Paper # IT95-61,ISEC95-56,SST95-122
Date of Issue

Conference Information
Committee IT
Conference Date 1996/3/18(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Information Theory (IT)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A High-Speed DPLL Circuit Consisting of Phase-Detector and Oscillator with Same Time Resolution
Sub Title (in English)
Keyword(1) Spred Spectrum
Keyword(2) DPLL
Keyword(3) Fast synchronization
Keyword(4) Gate Delay
Keyword(5) Phase-Detector
Keyword(6) Oscillator
1st Author's Name Shigenori Yamauchi
1st Author's Affiliation Research Labortories Nippondenso Co., Ltd.()
2nd Author's Name Takamoto Watanabe
2nd Author's Affiliation Research Labortories Nippondenso Co., Ltd.
3rd Author's Name Yoshinori Ohtsuka
3rd Author's Affiliation Research Labortories Nippondenso Co., Ltd.
4th Author's Name Shigeyuki Akita
4th Author's Affiliation Research Labortories Nippondenso Co., Ltd.
5th Author's Name Tadashi Hattori
5th Author's Affiliation Research Labortories Nippondenso Co., Ltd.
Date 1996/3/18
Paper # IT95-61,ISEC95-56,SST95-122
Volume (vol) vol.95
Number (no) 590
Page pp.pp.-
#Pages 6
Date of Issue