Presentation 1994/10/17
Network Topology and Exchange Time of Messages in a LAN using Internetwork Processors.
Hajime Kanada, Kaichi Inaba, Masashi Takeuchi, Shigeru Yoshizawa,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) This paper considers the time complexity of transmitting messages in a LAN connected by internetwork processors.In the network,there are a main ring with high speed and sub-rings with low speed.Two computers connected by one ring perform message transmission using the ring.Multiple pairs of computers can. execute message transmission simultaneously on the network.The approximate minimum time for the message exchange among all the computers is derived for the network.Elegant characterization of the networks that can complete the message transmission within the approximate time is given togather with a transmission procedure.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) LAN / token ring / internetwork processor / time complexity / network topology
Paper # IN94-104
Date of Issue

Conference Information
Committee IN
Conference Date 1994/10/17(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Information Networks (IN)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Network Topology and Exchange Time of Messages in a LAN using Internetwork Processors.
Sub Title (in English)
Keyword(1) LAN
Keyword(2) token ring
Keyword(3) internetwork processor
Keyword(4) time complexity
Keyword(5) network topology
1st Author's Name Hajime Kanada
1st Author's Affiliation Department of Electronics,Faculty of Engineering,Takusyoku University()
2nd Author's Name Kaichi Inaba
2nd Author's Affiliation Department of Electronics,Faculty of Engineering,Takusyoku University
3rd Author's Name Masashi Takeuchi
3rd Author's Affiliation Department of Electronics,Faculty of Engineering,Takusyoku University
4th Author's Name Shigeru Yoshizawa
4th Author's Affiliation Department of Electronics,Faculty of Engineering,Takusyoku University
Date 1994/10/17
Paper # IN94-104
Volume (vol) vol.94
Number (no) 279
Page pp.pp.-
#Pages 8
Date of Issue