| Presentation | 1995/11/27 Proposal on a Clock Distribution Method using ATM Technologies for Synchronous Digital Networks Hiromi UEDA, Haruo YAMAGUCHI, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | Network synchronization is currently based on the master-slave configuration in which the slave clock of each office is synchronized with the primary reference clock (master) via timing distribution paths. A slave provides synchronous transport and switching systems with clocks in each office. A slave is connected to the master via some slave clocks so that a clock distribution path becomes a chain. The length of the clock path chain should be shorter to prevent synchronization quality deterioration. This paper proposes ATM technologies be used for the clock distribution method in synchronous networks. This proposal allows for one link of the clock path. It is applicable to current networks using existing ATM transport systems. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | network synchronization / master-slave synchronization / clock distribution path / clock path chain / AAL type 1 / SRTS |
| Paper # | IN95-73 |
| Date of Issue |
| Conference Information | |
| Committee | IN |
|---|---|
| Conference Date | 1995/11/27(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Information Networks (IN) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Proposal on a Clock Distribution Method using ATM Technologies for Synchronous Digital Networks |
| Sub Title (in English) | |
| Keyword(1) | network synchronization |
| Keyword(2) | master-slave synchronization |
| Keyword(3) | clock distribution path |
| Keyword(4) | clock path chain |
| Keyword(5) | AAL type 1 |
| Keyword(6) | SRTS |
| 1st Author's Name | Hiromi UEDA |
| 1st Author's Affiliation | NTT Network Service Systems Laboratories() |
| 2nd Author's Name | Haruo YAMAGUCHI |
| 2nd Author's Affiliation | NTT Network Service Systems Laboratories |
| Date | 1995/11/27 |
| Paper # | IN95-73 |
| Volume (vol) | vol.95 |
| Number (no) | 391 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |