| Presentation | 2001/10/17 The Design and Implementation of a DVB-RCS Modulator Using Single FPGA Hoon Jeong, Seung Joon Lee, Yong Hoon Cho, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | This paper presents the design and implementation of a DVB-RCS return channel modulator using FPGA. The DVB-RCS standard was finalized by DVB in 2000. It provides an efficient way for accessing Internet via satellite. In the DVB-RCS standard, the Multi-Frequency Time Division Multiple Access (MF-TDMA) is used for return channel. To support the DVB-RCS standard, the return channel modulator has to operate differently timeslot by timeslot, since different timeslots may have different frequencies, transmit symbol rates, or channel codes. For implementation of a DVB-RCS modulator, just one XILINX VIRTEX-E 1600 FPGA is used with some peripherals. This FPGA is designed to have three functional modules, the Parameter store and management module, the Burst generation module, and the Modulation module. The results of this paper show the possibility of the one-chip solution for the DVB-RCS modulator. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | DVB-RCS / Two-way Satellite Communication / FPGA Design / MF-TDMA / RCST |
| Paper # | SAT2001-64 |
| Date of Issue |
| Conference Information | |
| Committee | SAT |
|---|---|
| Conference Date | 2001/10/17(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Satellite Telecommunications (SAT) |
|---|---|
| Language | ENG |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | The Design and Implementation of a DVB-RCS Modulator Using Single FPGA |
| Sub Title (in English) | |
| Keyword(1) | DVB-RCS |
| Keyword(2) | Two-way Satellite Communication |
| Keyword(3) | FPGA Design |
| Keyword(4) | MF-TDMA |
| Keyword(5) | RCST |
| 1st Author's Name | Hoon Jeong |
| 1st Author's Affiliation | Satellite Communications Application Department, ETRI() |
| 2nd Author's Name | Seung Joon Lee |
| 2nd Author's Affiliation | Satellite Communications Application Department, ETRI |
| 3rd Author's Name | Yong Hoon Cho |
| 3rd Author's Affiliation | Satellite Communications Application Department, ETRI |
| Date | 2001/10/17 |
| Paper # | SAT2001-64 |
| Volume (vol) | vol.101 |
| Number (no) | 380 |
| Page | pp.pp.- |
| #Pages | 5 |
| Date of Issue | |