| Presentation | 1996/7/23 A 1.9GHz Band On-chip Matching Si-MMIC Reciever Front-end N. SUEMATSU, M. ONO, S. KUBO, H. SATO, Y. IYAMA, O. ISHIDA, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | A 1.9GHz-band Si-MMIC front-end was developed, which includes MOSFET T/R switch, two-stage BJT low noise amplifier (LNA), and down converter BJT mixer. This IC front-end is monolithically integrated on a low resistive Si substrate with coplanar waveguide (CPW) type matching circuits in standard 0.8μm Bi-CMOS process. The T/R switch of the front-end has the measured insertion loss of 2.5dB and isolation of 25.5dB at 0/3V control voltage. The LNA has gain of 17.1dB and noise figure (NF) of 2.9dB at 2V, 4mA d.c. supply. The mixer has conversion gain of 5.9dB and NF of 15dB at 2V, 1.7mA d.c. supply. The measured performance of this IC front-end indicates the possibility of application for mobile communication handset terminals. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Microwave circuits / Frequency converter / Low noise amplifiers / Mobile communication / Si-MMIC |
| Paper # | SAT96-61,MW96-72 |
| Date of Issue |
| Conference Information | |
| Committee | SAT |
|---|---|
| Conference Date | 1996/7/23(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Satellite Telecommunications (SAT) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | A 1.9GHz Band On-chip Matching Si-MMIC Reciever Front-end |
| Sub Title (in English) | |
| Keyword(1) | Microwave circuits |
| Keyword(2) | Frequency converter |
| Keyword(3) | Low noise amplifiers |
| Keyword(4) | Mobile communication |
| Keyword(5) | Si-MMIC |
| 1st Author's Name | N. SUEMATSU |
| 1st Author's Affiliation | Information Technology R&D Center Mitsubishi Electric Corp.() |
| 2nd Author's Name | M. ONO |
| 2nd Author's Affiliation | Information Technology R&D Center Mitsubishi Electric Corp. |
| 3rd Author's Name | S. KUBO |
| 3rd Author's Affiliation | ULSI Lab. Mitsubishi Electric Corp. |
| 4th Author's Name | H. SATO |
| 4th Author's Affiliation | System LSI Lab. Mitsubishi Electric Corp. |
| 5th Author's Name | Y. IYAMA |
| 5th Author's Affiliation | Information Technology R&D Center Mitsubishi Electric Corp. |
| 6th Author's Name | O. ISHIDA |
| 6th Author's Affiliation | Information Technology R&D Center Mitsubishi Electric Corp. |
| Date | 1996/7/23 |
| Paper # | SAT96-61,MW96-72 |
| Volume (vol) | vol.96 |
| Number (no) | 169 |
| Page | pp.pp.- |
| #Pages | 7 |
| Date of Issue | |