Presentation 1994/4/23
Expression of number in logical circuit
Toshinori Ubukata, Shinya Yoshida, Michiaki Kabe,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) This report discuss an occupational education technique on the Digital Logic Circuits. In addition to the conventional binary logic systems,A P-adic numerical logic are developed to define the numerical values which can not be represented by the biary logic system only. This is also intending to make an image of the P-adic numerical Values and its operationl analysis of the logic circuit configrations.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Occupatial education / Logical circuit / Logical value / P-adic number
Paper # ET94-1,AI-94-1
Date of Issue

Conference Information
Committee ET
Conference Date 1994/4/23(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Educational Technology (ET)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Expression of number in logical circuit
Sub Title (in English)
Keyword(1) Occupatial education
Keyword(2) Logical circuit
Keyword(3) Logical value
Keyword(4) P-adic number
1st Author's Name Toshinori Ubukata
1st Author's Affiliation Tokyo Metropolitan College of Aeronautical Engineering()
2nd Author's Name Shinya Yoshida
2nd Author's Affiliation Chiba Polytech College
3rd Author's Name Michiaki Kabe
3rd Author's Affiliation Chiba Polytech College
Date 1994/4/23
Paper # ET94-1,AI-94-1
Volume (vol) vol.94
Number (no) 23
Page pp.pp.-
#Pages 6
Date of Issue