Presentation 1993/4/10
Simulation of logical circuit
Toshinori Ubukata, Shinya Yoshida, Eiichiro Ohara, Fumio Shibui,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) This paper described one of the portion of engineering education technic that mainly focus on the digital circuits and it′s network s. By introducing the newly developed education system,this creative contrivance is to derive student′s interest in study the digital circuit theories. Finally,the summary defines the fruits of the introduction of this education system.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Engineering education / Digital circuit / Network / Logical circuit / Simulation / PLA
Paper # ET93-12,AI93-12
Date of Issue

Conference Information
Committee ET
Conference Date 1993/4/10(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Educational Technology (ET)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Simulation of logical circuit
Sub Title (in English)
Keyword(1) Engineering education
Keyword(2) Digital circuit
Keyword(3) Network
Keyword(4) Logical circuit
Keyword(5) Simulation
Keyword(6) PLA
1st Author's Name Toshinori Ubukata
1st Author's Affiliation Tokyo Metropolitan College of Aeronautical Engineering()
2nd Author's Name Shinya Yoshida
2nd Author's Affiliation Chiba polytech College
3rd Author's Name Eiichiro Ohara
3rd Author's Affiliation DAITO SANSHO CO.,LTD
4th Author's Name Fumio Shibui
4th Author's Affiliation Josai University
Date 1993/4/10
Paper # ET93-12,AI93-12
Volume (vol) vol.93
Number (no) 1
Page pp.pp.-
#Pages 4
Date of Issue